

Claims

We claim:

1. A multi-layered interconnect structure, comprising:
 - a thermally conductive layer including first and second opposing surfaces;
 - a first and a second dielectric layer positioned on the first and the second opposing surfaces, respectively, of the thermally conductive layer;
 - first and second pluralities of electrically conductive members positioned on said first and second dielectric layers, respectively;
 - a first electrically conductive layer within said first dielectric layer;
 - a second electrically conductive layer within said first dielectric layer and positioned between said first electrically conductive layer and said thermally conductive layer, wherein said second electrically conductive layer comprises a first plurality of shielded signal conductors;
 - a plated through hole through the multi-layered interconnect structure electrically connected to at least one member of said first plurality of electrically conductive members, to at least one of said first plurality of shielded signal conductors, and to at least one member of said second plurality of electrically conductive members; and
 - a third dielectric layer positioned on said first dielectric layer and on portions of said first plurality of electrically conductive members, said third dielectric layer substantially overlying said plated through hole, and wherein said third dielectric layer includes a first high density interconnect layer for providing an electrical path from a first electronic device to the first

1 plurality of shielded signal conductors..

1 2. The multi-layered interconnect structure of claim 1, wherein said third dielectric layer includes
2 a resin comprising an allylated polyphenylene ether.

1 3. The multi-layered interconnect structure of claim 1, wherein a coefficient of thermal expansion
2 (CTE) of the thermally conductive layer is between about one third and about two thirds of an
3 overall CTE of the multi-layered interconnect structure.

4. The multi-layered interconnect structure of claim 1, further comprising a plated blind via in the
third dielectric layer, wherein the plated blind via is conductively coupled to the at least one
member of said first plurality of electrically conductive members.

5. The multi-layered interconnect structure of claim 4, further comprising a first electronic device
conductively coupled to the plated blind via.

1 6. The multi-layered interconnect structure of claim 5, wherein the first electronic device is
2 selected from the group consisting of the semiconductor chip and the circuitized substrate.

1 7. The multi-layered interconnect structure of claim 1, further comprising:
2 a third electrically conductive layer within said second dielectric layer;
3 a fourth electrically conductive layer within said second dielectric layer and positioned

4 between said third electrically conductive layer and said thermally conductive layer, wherein said
5 fourth electrically conductive layer comprises a second plurality of shielded signal conductors;
6 and

7 a fourth dielectric layer positioned on said second dielectric layer and on portions of said
8 second plurality of electrically conductive members, said fourth dielectric layer substantially
9 overlying said plated through hole, wherein said fourth dielectric layer includes a second high
10 density interconnect layer for providing an electrical path from a second electronic device to the
11 second plurality of shielded signal conductors.

8. The multi-layered interconnect structure of claim 7, wherein said fourth dielectric layer
includes a resin comprising an allylated polyphenylene ether.

9. The multi-layered interconnect structure of claim 7, further comprising:

a first plated blind via in the third dielectric layer, wherein the first plated blind via is
conductively coupled to the at least one member of said first plurality of electrically conductive
4 members; and

5 a second plated blind via in the fourth dielectric layer, wherein the second plated blind via
6 is conductively coupled to the at least one member of said second plurality of electrically
7 conductive members.

10. The multi-layered interconnect structure of claim 9, further comprising:

2 a first solder connection conductively coupled to the first plated blind via;

1 a second solder connection conductively coupled to the second plated blind via;
2 a first electronic device conductively coupled by the first solder connection to the first
3 plated blind via; and
4 a second electronic device conductively coupled by the second solder connection to the
5 second plated blind via.

1 11. The multi-layered interconnect structure of claim 10, wherein the first electronic device is a
2 semiconductor chip, and wherein second electronic device is the circuitized substrate.

1000
999
998
997
996
995
994
993
992
991
990
989
988
987
986
985
984
983
982
981
980
979
978
977
976
975
974
973
972
971
970
969
968
967
966
965
964
963
962
961
960
959
958
957
956
955
954
953
952
951
950
949
948
947
946
945
944
943
942
941
940
939
938
937
936
935
934
933
932
931
930
929
928
927
926
925
924
923
922
921
920
919
918
917
916
915
914
913
912
911
910
909
908
907
906
905
904
903
902
901
900
899
898
897
896
895
894
893
892
891
890
889
888
887
886
885
884
883
882
881
880
879
878
877
876
875
874
873
872
871
870
869
868
867
866
865
864
863
862
861
860
859
858
857
856
855
854
853
852
851
850
849
848
847
846
845
844
843
842
841
840
839
838
837
836
835
834
833
832
831
830
829
828
827
826
825
824
823
822
821
820
819
818
817
816
815
814
813
812
811
810
809
808
807
806
805
804
803
802
801
800
799
798
797
796
795
794
793
792
791
790
789
788
787
786
785
784
783
782
781
780
779
778
777
776
775
774
773
772
771
770
769
768
767
766
765
764
763
762
761
760
759
758
757
756
755
754
753
752
751
750
749
748
747
746
745
744
743
742
741
740
739
738
737
736
735
734
733
732
731
730
729
728
727
726
725
724
723
722
721
720
719
718
717
716
715
714
713
712
711
710
709
708
707
706
705
704
703
702
701
700
699
698
697
696
695
694
693
692
691
690
689
688
687
686
685
684
683
682
681
680
679
678
677
676
675
674
673
672
671
670
669
668
667
666
665
664
663
662
661
660
659
658
657
656
655
654
653
652
651
650
649
648
647
646
645
644
643
642
641
640
639
638
637
636
635
634
633
632
631
630
629
628
627
626
625
624
623
622
621
620
619
618
617
616
615
614
613
612
611
610
609
608
607
606
605
604
603
602
601
600
599
598
597
596
595
594
593
592
591
590
589
588
587
586
585
584
583
582
581
580
579
578
577
576
575
574
573
572
571
570
569
568
567
566
565
564
563
562
561
560
559
558
557
556
555
554
553
552
551
550
549
548
547
546
545
544
543
542
541
540
539
538
537
536
535
534
533
532
531
530
529
528
527
526
525
524
523
522
521
520
519
518
517
516
515
514
513
512
511
510
509
508
507
506
505
504
503
502
501
500
499
498
497
496
495
494
493
492
491
490
489
488
487
486
485
484
483
482
481
480
479
478
477
476
475
474
473
472
471
470
469
468
467
466
465
464
463
462
461
460
459
458
457
456
455
454
453
452
451
450
449
448
447
446
445
444
443
442
441
440
439
438
437
436
435
434
433
432
431
430
429
428
427
426
425
424
423
422
421
420
419
418
417
416
415
414
413
412
411
410
409
408
407
406
405
404
403
402
401
400
399
398
397
396
395
394
393
392
391
390
389
388
387
386
385
384
383
382
381
380
379
378
377
376
375
374
373
372
371
370
369
368
367
366
365
364
363
362
361
360
359
358
357
356
355
354
353
352
351
350
349
348
347
346
345
344
343
342
341
340
339
338
337
336
335
334
333
332
331
330
329
328
327
326
325
324
323
322
321
320
319
318
317
316
315
314
313
312
311
310
309
308
307
306
305
304
303
302
301
300
299
298
297
296
295
294
293
292
291
290
289
288
287
286
285
284
283
282
281
280
279
278
277
276
275
274
273
272
271
270
269
268
267
266
265
264
263
262
261
260
259
258
257
256
255
254
253
252
251
250
249
248
247
246
245
244
243
242
241
240
239
238
237
236
235
234
233
232
231
230
229
228
227
226
225
224
223
222
221
220
219
218
217
216
215
214
213
212
211
210
209
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
-11
-12
-13
-14
-15
-16
-17
-18
-19
-20
-21
-22
-23
-24
-25
-26
-27
-28
-29
-30
-31
-32
-33
-34
-35
-36
-37
-38
-39
-40
-41
-42
-43
-44
-45
-46
-47
-48
-49
-50
-51
-52
-53
-54
-55
-56
-57
-58
-59
-60
-61
-62
-63
-64
-65
-66
-67
-68
-69
-70
-71
-72
-73
-74
-75
-76
-77
-78
-79
-80
-81
-82
-83
-84
-85
-86
-87
-88
-89
-90
-91
-92
-93
-94
-95
-96
-97
-98
-99
-100
-101
-102
-103
-104
-105
-106
-107
-108
-109
-110
-111
-112
-113
-114
-115
-116
-117
-118
-119
-120
-121
-122
-123
-124
-125
-126
-127
-128
-129
-130
-131
-132
-133
-134
-135
-136
-137
-138
-139
-140
-141
-142
-143
-144
-145
-146
-147
-148
-149
-150
-151
-152
-153
-154
-155
-156
-157
-158
-159
-160
-161
-162
-163
-164
-165
-166
-167
-168
-169
-170
-171
-172
-173
-174
-175
-176
-177
-178
-179
-180
-181
-182
-183
-184
-185
-186
-187
-188
-189
-190
-191
-192
-193
-194
-195
-196
-197
-198
-199
-200
-201
-202
-203
-204
-205
-206
-207
-208
-209
-210
-211
-212
-213
-214
-215
-216
-217
-218
-219
-220
-221
-222
-223
-224
-225
-226
-227
-228
-229
-230
-231
-232
-233
-234
-235
-236
-237
-238
-239
-240
-241
-242
-243
-244
-245
-246
-247
-248
-249
-250
-251
-252
-253
-254
-255
-256
-257
-258
-259
-260
-261
-262
-263
-264
-265
-266
-267
-268
-269
-270
-271
-272
-273
-274
-275
-276
-277
-278
-279
-280
-281
-282
-283
-284
-285
-286
-287
-288
-289
-290
-291
-292
-293
-294
-295
-296
-297
-298
-299
-300
-301
-302
-303
-304
-305
-306
-307
-308
-309
-310
-311
-312
-313
-314
-315
-316
-317
-318
-319
-320
-321
-322
-323
-324
-325
-326
-327
-328
-329
-330
-331
-332
-333
-334
-335
-336
-337
-338
-339
-340
-341
-342
-343
-344
-345
-346
-347
-348
-349
-350
-351
-352
-353
-354
-355
-356
-357
-358
-359
-360
-361
-362
-363
-364
-365
-366
-367
-368
-369
-370
-371
-372
-373
-374
-375
-376
-377
-378
-379
-380
-381
-382
-383
-384
-385
-386
-387
-388
-389
-390
-391
-392
-393
-394
-395
-396
-397
-398
-399
-400
-401
-402
-403
-404
-405
-406
-407
-408
-409
-410
-411
-412
-413
-414
-415
-416
-417
-418
-419
-420
-421
-422
-423
-424
-425
-426
-427
-428
-429
-430
-431
-432
-433
-434
-435
-436
-437
-438
-439
-440
-441
-442
-443
-444
-445
-446
-447
-448
-449
-450
-451
-452
-453
-454
-455
-456
-457
-458
-459
-460
-461
-462
-463
-464
-465
-466
-467
-468
-469
-470
-471
-472
-473
-474
-475
-476
-477
-478
-479
-480
-481
-482
-483
-484
-485
-486
-487
-488
-489
-490
-491
-492
-493
-494
-495
-496
-497
-498
-499
-500
-501
-502
-503
-504
-505
-506
-507
-508
-509
-510
-511
-512
-513
-514
-515
-516
-517
-518
-519
-520
-521
-522
-523
-524
-525
-526
-527
-528
-529
-530
-531
-532
-533
-534
-535
-536
-537
-538
-539
-540
-541
-542
-543
-544
-545
-546
-547
-548
-549
-550
-551
-552
-553
-554
-555
-556
-557
-558
-559
-560
-561
-562
-563
-564
-565
-566
-567
-568
-569
-570
-571
-572
-573
-574
-575
-576
-577
-578
-579
-580
-581
-582
-583
-584
-585
-586
-587
-588
-589
-590
-591
-592
-593
-594
-595
-596
-597
-598
-599
-600
-601
-602
-603
-604
-605
-606
-607
-608
-609
-610
-611
-612
-613
-614
-615
-616
-617
-618
-619
-620
-621
-622
-623
-624
-625
-626
-627
-628
-629
-630
-631
-632
-633
-634
-635
-636
-637
-638
-639
-640
-641
-642
-643
-644
-645
-646
-647
-648
-649
-650
-651
-652
-653
-654
-655
-656
-657
-658
-659
-660
-661
-662
-663
-664
-665
-666
-667
-668
-669
-670
-671
-672
-673
-674
-675
-676
-677
-678
-679
-680
-681
-682
-683
-684
-685
-686
-687
-688
-689
-690
-691
-692
-693
-694
-695
-696
-697
-698
-699
-700
-701
-702
-703
-704
-705
-706
-707
-708
-709
-710
-711
-712
-713
-714
-715
-716
-717
-718
-719
-720
-721
-722
-723
-724
-725
-726
-727
-728
-729
-730
-731
-732
-733
-734
-735
-736
-737
-738
-739
-740
-741
-742
-743
-744
-745
-746
-747
-748
-749
-750
-751
-752
-753
-754
-755
-756
-757
-758
-759
-760
-761
-762
-763
-764
-765
-766
-767
-768
-769
-770
-771
-772
-773
-774
-775
-776
-777
-778
-779
-780
-781
-782
-783
-784
-785
-786
-787
-788
-789
-790
-791
-792
-793
-794
-795
-796
-797
-798
-799
-800
-801
-802
-803
-804
-805
-806
-807
-808
-809
-810
-811
-812
-813
-814
-815
-816
-817
-818
-819
-820
-821
-822
-823
-824
-825
-826
-827
-828
-829
-830
-831
-832
-833
-834
-835
-836
-837
-838
-839
-840
-841
-842
-843
-844
-845
-846
-847
-848
-849
-850
-851
-852
-853
-854
-855
-856
-857
-858
-859
-860
-861
-862
-863
-864
-865
-866
-867
-868
-869
-870
-871
-872
-873
-874
-875
-876
-877
-878
-879
-880
-881
-882
-883
-884
-885
-886
-887
-888
-889
-890
-891
-892
-893
-894
-895
-896
-897
-898
-899
-900
-901
-902
-903
-904
-905
-906
-907
-908
-909
-910
-911
-912
-913
-914
-915
-916
-917
-918
-919
-920
-921
-922
-923
-924
-925
-926
-927
-928
-929
-930
-931
-932
-933
-934
-935
-936
-937
-938
-939
-940
-941
-942
-943
-944
-945
-946
-947
-948
-949
-950
-951
-952
-953
-954
-955
-956
-957
-958
-959
-960
-961
-962
-963
-964
-965
-966
-967
-968
-969
-970
-971
-972
-973
-974
-975
-976
-977
-978
-979
-980
-981
-982
-983
-984
-985
-986
-987
-988
-989
-990
-991
-992
-993
-994
-995
-996
-997
-998
-999
-1000

12. The multi-layered interconnect structure of claim 10, wherein the multi-layered interconnect structure has an overall CTE that will not cause failure of: the first solder connection, the second solder connection, and interconnection within the multi-layered interconnect structure.

13. The multi-layered interconnect structure of claim 10, wherein the difference between an overall CTE of the multi-layered interconnect structure and a CTE of the first electronic device is between about 40% and about 60% of the difference between a CTE of the second electronic device and the CTE of the first electronic device.

1 14. A method of making a multi-layered interconnect structure, comprising the steps of:
2 providing a thermally conductive layer including first and second opposing surfaces;
3 forming first and second dielectric layers on said first and second opposing surfaces,
4 respectively, of said thermally conductive layer;
5 forming first and second pluralities of electrically conductive members on said first and
6 second dielectric layers, respectively;
7 forming a first electrically conductive layer within said first dielectric layer;
8 forming a second electrically conductive layer within said first dielectric layer and
9 positioned between said first electrically conductive layer and said thermally conductive layer,
10 wherein said second electrically conductive layer comprises a first plurality of shielded signal
11 conductors;
12 forming a plated through hole through the multi-layered interconnect structure electrically
13 connected to at least one member of said first plurality of electrically conductive members, to at
14 least one of said first plurality of shielded signal conductors, and to at least one member of said
15 second plurality of electrically conductive members; and
16 forming a third dielectric layer on said first dielectric layer and on portions of said first
17 plurality of electrically conductive members, said third dielectric layer substantially overlying
18 said plated through hole, and wherein said third dielectric layer includes a first high density
19 interconnect layer for providing an electrical path from a first electronic device to the first
20 plurality of shielded signal conductors.

1 15. The method of claim 14, wherein a coefficient of thermal expansion (CTE) of the thermally
2 conductive layer is between about one third and about two thirds of an overall CTE of the multi-
3 layered interconnect structure.

1 16. The method of claim 14, wherein said third dielectric layer includes a resin comprising an
2 allylated polyphenylene ether.

1 17. The method of claim 16, wherein the step of forming a third dielectric layer comprises:
2 providing a sheet that includes a layer of the resin on a rough surface of a metal foil;
3 placing the sheet on said first dielectric layer and on said first plurality of electrically
4 conductive members, wherein the metal foil is exposed;
5 pressurizing the multi-layered interconnect structure at a pressure, elevated temperature,
6 and for a time duration necessary for the resin to cure and for the layer of the resin to adhesively
7 laminate to said first dielectric layer and to said first plurality of electrically conductive members;
8 and
9 removing the metal foil, leaving an exposed rough surface of the layer of resin that is
10 complementary to the rough surface of the first metal foil.

1 18. The method of claim 17, wherein the metal foil includes copper.

1 19. The method of claim 17, wherein the removing step includes etching away the metal foil.

1 20. The method of claim 17, further comprising oxidizing exposed surfaces of the first plurality
2 of electrically conductive members, before the step of placing the sheet.

1 21. The method of claim 17, wherein the pressure is between about 1000 psi and about 2000 psi,
2 the temperature is between about 180°C and about 210°C, and the time exceeds about 90
3 minutes.

1 22. The method of claim 14, further comprising forming a plated blind via in the third dielectric
2 layer, wherein a the plated blind via is conductively coupled to the at least one member of said
first plurality of electrically conductive members.

1 23. The method of claim 22, further comprising conductively coupling an electronic device to the
2 plated blind via.

1 24. The method of claim 23, wherein the electronic device is selected from the group consisting
2 of a semiconductor chip and a circuitized substrate.

1 25. The method of claim 23, wherein the electronic device is the semiconductor chip, and
2 wherein the step of coupling the semiconductor chip to the plated blind via includes:

- 3 applying a first solder paste onto the plated blind via; and
4 reflowing the first solder paste to form a solder connection;
5 applying a second solder paste onto the solder connection;

6 positioning a contact member of the semiconductor chip on the solder connection; and
7 reflowing the second solder paste to conductively couple the semiconductor chip to the
8 plated blind via.

1 26. The method of claim 14, further comprising:

2 forming a third electrically conductive layer within said second dielectric layer;
3 forming a fourth electrically conductive layer within said second dielectric layer and
4 positioned between said third electrically conductive layer and said thermally conductive layer,
5 wherein said fourth electrically conductive layer comprises a second plurality of shielded signal
6 conductors; and

7 forming a fourth dielectric layer on said second dielectric layer and on portions of said
8 second plurality of electrically conductive members, said fourth dielectric layer substantially
9 overlying said plated through hole, wherein said fourth dielectric layer includes a second high
10 density interconnect layer for providing an electrical path from a second electronic device to the
11 second plurality of shielded signal conductors.

1 27. The method of claim 26, wherein said fourth dielectric layer includes a resin comprising an
2 allylated polyphenylene ether.

1 28. The method of claim 27, wherein the steps of forming a third dielectric layer and a fourth
2 dielectric layer comprise:

3 providing a first sheet that includes a first layer of the resin on a rough surface of a first

4 metal foil;

5 providing a second sheet that includes a second layer of the resin on a rough surface of a
6 second metal foil;

7 placing the first sheet on said first dielectric layer and on said first plurality of electrically
8 conductive members, wherein the first metal foil is exposed;

9 placing the second sheet on said second dielectric layer and on said second plurality of
10 electrically conductive members, wherein the second metal foil is exposed;

11 pressurizing the multi-layered interconnect structure at a pressure, elevated temperature,
12 and for a time duration necessary for the resin to cure, for the first layer of the resin to adhesively
13 laminate to said first dielectric layer and to said first plurality of electrically conductive members,
14 and for the second layer of the resin to adhesively laminate to said second dielectric layer and to
15 said second plurality of electrically conductive members;

16 removing the first metal foil, leaving an exposed rough surface of the first layer of resin
17 that is complementary to the rough surface of the first metal foil; and

18 removing the second metal foil, leaving an exposed rough surface of the second layer of
19 resin that is complementary to the rough surface of the second metal foil.

1 29. The method of claim 28, further comprising:

2 oxidizing exposed surfaces of the first plurality of electrically conductive members,
3 before the step of placing the first sheet; and

4 oxidizing exposed surfaces of the second plurality of electrically conductive members,
5 before the step of placing the second sheet.

30. The method of claim 28, wherein the pressure is between about 1000 psi and about 2000 psi,
the temperature is between about 180 °C and about 210 °C, and the time exceeds about 90
minutes.

31. The method of claim 26, further comprising:

forming a first plated blind via in the third dielectric layer, wherein the first plated blind
via is conductively coupled to the at least one member of said first plurality of electrically
conductive members; and

forming a second plated blind via in the fourth dielectric layer, wherein the second plated
blind via is conductively coupled to the at least one member of said second plurality of
electrically conductive members.

32. The method of claim 31, further comprising:

forming a first solder connection conductively coupled to the first plated blind via;
forming a second solder connection conductively coupled to the second plated blind via;
conductively coupling a first electronic device, by the first solder connection, to the first
plated blind via; and
conductively coupling a second electronic device, by the second solder connection, to the
second plated blind via.

1 33. The method of claim 32, wherein the first electronic device is a semiconductor chip, and
2 wherein second electronic device is a circuitized substrate.

1 34. The method of claim 32, wherein the multi-layered interconnect structure has an overall CTE
2 that prevents failure of: the first solder connection, the second solder connection, and
3 interconnection within the multi-layered interconnect structure.

1 35. The method of claim 32, wherein the difference between an overall CTE of the multi-layered
2 interconnect structure and a CTE of the first electronic device is between about 40% and about
3 60% of the difference between a CTE of the second electronic device and the CTE of the first
4 electronic device.

Add A27